| Title |
Verification of initialization sequences for sequential circuits / |
| Translation of Title |
Mikroschemų sekų nustatymo verfikavimas. |
| Authors |
Morkunas, K ; Seinauskas, R |
| DOI |
10.5755/j01.eee.112.6.446 |
| Full Text |
|
| Is Part of |
Elektronika ir elektrotechnika.. Kaunas : Technologija. 2011, Nr. 6, p. 61-64.. ISSN 1392-1215. eISSN 2029-5731 |
| Abstract [eng] |
This article suggests an approach for verification of initializing sequences. Such sequences were discovered using circuit emulating software prototypes. Software prototypes operate using bivalent logics (0 and 1), while hardware testing employs ternary logic (0, 1 and X). Experimental results show, that validation using ternary logic is too strict, labeling good initializing sequences as bad ones. Experimental results are based on ISCAS’89 benchmark. |
| Published |
Kaunas : Technologija |
| Type |
Journal article |
| Language |
English |
| Publication date |
2011 |
| CC license |
|
