| Title |
NoCs design for verification / |
| Another Title |
Sistemų projektavimas kristale atsižvelgiant į verifikacijos galimybes. |
| Authors |
Hahanov, V ; Yegorov, O ; Mostova, K |
| Full Text |
|
| Is Part of |
Elektronika ir elektrotechnika.. Kaunas : Technologija. 2007, Nr. 3, p. 45-48.. ISSN 1392-1215. eISSN 2029-5731 |
| Keywords [eng] |
system design ; verification (logic) ; logic programming |
| Abstract [eng] |
To deploy high performance computing on a chip requires to place the number of the processors in networks on chip (NoC). To fulfill growing market demands number of processors and other IPs on a chip is also increases. Because of that general purpose bus is not efficient to provide communication between IPs and on a chip. In the article there are presented variety of NoC communication architectures and verification approaches on the basis of the hardware assertions. There are proposed design for verification approach, that will allow to use distributed with IP verification routines to ease system level validation. |
| Published |
Kaunas : Technologija |
| Type |
Journal article |
| Language |
English |
| Publication date |
2007 |
| CC license |
|
